

PATENT

AT9-98-544



COPY OF PAPERS ORIGINALLY FILED

- 1 -

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of

Balaram Sinharoy

Before the Examiner: William H. Wood

Serial No.: 09/435,070

Group Art Unit: 2183

Filed: November 4, 1999

Title: CIRCUITS, SYSTEMS AND METHODS

FOR PERFORMING BRANCH PREDICTIONS
BY SELECTIVELY ACCESSING BIMODAL

AND FETCH-BASED BRANCH HISTORY TABLES

IBM Corporation

Intellectual Property Law Dept.

11400 Burnet Road Internal Zip 4054 Austin, Texas 78758

REPLY UNDER 37 C.F.R. § 1.111

RECEIVED

Assistant Commissioner for Patents Washington, D.C. 20231

Technology Center 2100

Feb. 1002

Dear Sir:

In response to the Office Action having a mailing date of May 22, 2002 (Paper No. 3) with a three month shortened statutory period for response set to expire on August 22, 2002, please amend the above-referenced application as follows:

CERTIFICATION UNDER 37 C.F.R. §1.8

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope addressed to Assistant Commissioner for Patents, Washington, D.C. 20231, on August 22, 2002.

Signature

Toni Stanley

(Printed name of person certifying)

Stanley

AT9-98-544 PATENT

IN THE CROSS-REFERENCE TO RELATED APPLICATIONS

Please rewrite the cross-reference to related applications, lines 2-9, page 1, as follows:

İÀ

The present invention is related to the following U.S. Patent Application filed concurrently herewith and hereby incorporated herein by reference:

Serial No. 09/434,856 (Attorney Docket No. AT9-98-536) entitled "Apparatus and Method for Controlling Link Stack Corruption During Speculative Instruction Branching;" and

Serial No. 09/434,763 (Attorney Docket No. AUS990815US1) entitled "Apparatus and Method for Accessing a Memory Device During Speculative Instruction Branching."

IN THE BRIEF DESCRIPTION OF THE DRAWINGS

(1) Please rewrite the brief description of FIGURE 6 as follows:

AZ

FIGURE 6 (including partial views FIGURE 6A and FIGURE 6B) is a flow diagram illustrating a first method of updating the local and fetch-based branch history and selector tables of FIGURE 3A; and

(2) Please rewrite the brief description of FIGURE 7 as follows:

A3

FIGURE 7 (including partial views FIGURE 7A and FIGURE 7B) is a flow diagram illustrating a second method of updating the local and fetch-based branch history and selector tables of FIGURE 3A.

IN THE DETAILED DESCRIPTION

(1) Please rewrite the paragraph beginning at line 3, page 13 as follows:

A4

Refer now to FIGURE 4 illustrating GHV logic 311 in further detail. The current value of GHV, which is loaded into GHV register 306, FIGURE 3A, is provided from